

$$A \cdot 0 = 0$$

$$A + 0 = A$$

$$A \cdot 1 = A$$

$$A + 1 = 1$$

$$A \cdot A = A$$

$$A + A = A$$

$$A \cdot \bar{A} = 0$$

$$A + \bar{A} = 1$$

Boolean Algebra

Valid for OR, AND, XOR

- Associative

$$A + (B + C) = (A + B) + C$$

$$A \cdot (B \cdot C) = (A \cdot B) \cdot C$$

- Distributive

$$A \cdot (B + C) \dots \text{see slide}$$

- Commutative

$$A + B = B + A$$

DeMorgan's Theorems

$$\overline{A + B} = \bar{A} \cdot \bar{B}$$

$$\overline{A \cdot B} \quad (\text{see slide})$$


Consequence:

OR can be made with NAND
as a universal gate.

Performing logic in hardware ...

First transistor 1947
using Germanium



previously valves
in glass tube



MOS transistor

MOS: Metal-Oxide-Semiconductor

FET: Field-Effect Transistor



9 OCT 2015 wk 2


Bi-polar GERMANIUM is faster than silicon but no use for integrated circuits.

* READING - Stallings chapter 3

Flip flops & Registers

↓
store 1 bit
Synchronous
digital
circuits


↓
store the data being worked on in CPUs
fastest type of storage



output
is a function
of inputs +
stored information

memory accessed at
discrete intervals set by
'clock' speed.

Reset - Set Flip Flop (RS) (asynchronous)



S	Q
R	\bar{Q}



S	R	Q_{n+1}
0	0	Q_n
0	1	0
1	0	1
1	1	undef

if 1 on both inputs → unpredictable and risk of metastab. lites

THIS HAS TO BE AVOIDED

Clocked RS bistable

- state changes on clock edge



clock similar to drum on a roman galley
- there to keep the beat + all actions
in sync - otherwise you might be trying to
read an in-between valueth

D-type "Flip Flop"
see slide

